

IN THE CLAIMS

Please amend claim 4 as indicated below.

This listing of claims will replace all prior versions, and listings, of claims in the application.

**Listing of Claims:**

1 Claim 2 (previously presented) A semiconductor device including a core and a  
2 periphery, the semiconductor device comprising:

3 a plurality of core gate stacks in the core, each of the plurality of core gate  
4 stacks including a first polysilicon gate and a WSi layer above the first polysilicon  
5 gate, wherein each of the plurality of core gate stacks includes an edge;

6 a plurality of core spacers, each of the plurality of core spacers residing along  
7 an edge of the plurality core gate stacks;

8 a plurality of sources in the core, the plurality of sources residing between a  
9 portion of the plurality of core gate stacks; and

10 a plurality of periphery gate stacks in the periphery, each of the plurality of  
11 periphery gate stacks including a second polysilicon gate and a CoSi layer on the  
12 second polysilicon gate.

1 Claim 3 (previously presented) The semiconductor device of claim 2 wherein each of  
2 the plurality of periphery gate stacks includes an edge, the semiconductor device  
3 further comprising:

4 a plurality of periphery spacers, each of the plurality of periphery spacers  
5 residing along an edge of the plurality periphery gate stacks.

1 Claim 4 (currently amended) ~~The semiconductor device of claim 2~~ A semiconductor  
2 device including a core and a periphery, the semiconductor device comprising:

3           a plurality of core gate stacks in the core, each of the plurality of core gate  
4           stacks including a first polysilicon gate and a WSi layer above the first polysilicon  
5           gate, wherein each of the plurality of core gate stacks includes an edge;

6           a plurality of core spacers, each of the plurality of core spacers residing along  
7           an edge of the plurality core gate stacks;

8           a plurality of sources in the core, the plurality of sources residing between a  
9           portion of the plurality of core gate stacks; and

10           a plurality of periphery gate stacks in the periphery, each of the plurality of  
11           periphery gate stacks including a second polysilicon gate and a CoSi layer on the  
12           second polysilicon gate;

13           wherein each of the plurality of core gate stacks includes the first polysilicon  
14           gate, the WSi layer above the first polysilicon gate, a layer of polysilicon above the  
15           WSi layer and a capping layer above the layer of polysilicon.

1           Claim 5 (original) The semiconductor device of claim 4 wherein the capping layer is  
2           a SiN layer.

3           Claim 6 (original) The semiconductor device of claim 4 wherein the capping layer is  
4           a SiON layer.

1           Claim 16 (previously presented) A semiconductor device comprising:

2           a plurality of core gate stacks in a core, wherein each of said plurality of core  
3           gate stacks comprises a first polysilicon gate and a WSi layer above said first  
4           polysilicon gate and a polysilicon capping layer above said WSi layer and an  
5           additional capping layer above said polysilicon capping layer;

6           a plurality of sources in said core, wherein said plurality of sources resides  
7           between a portion of said plurality of core gate stacks; and

8           a plurality of periphery gate stacks in a periphery, wherein each of said  
9           plurality of periphery gate stacks comprises a second polysilicon gate and a CoSi  
10           layer above said second polysilicon gate.

1           Claim 17 (previously presented) The semiconductor device as recited in claim 16,  
2           wherein said additional capping layer functions as an antireflective layer.

1 Claim 18 (previously presented) The semiconductor device as recited in claim 16,  
2 wherein said additional capping layer is a SiN layer.

1 Claim 19 (previously presented) The semiconductor device as recited in claim 16,  
2 wherein said additional capping layer is a SiON layer.